收藏本站
CY28323PVC
... Document #: 38-07004 Rev. *B Page Page 5 of 21 of 21
Serial Data Interface
To enhance the flexibility and function of the clock synthesizer,
a two-signal serial interface is provided. Through the Serial
Data Interface, various device functions such as individual
clock output buffers, etc. can be individually enabled or
disabled.
The register associated with the Serial Data Interface
initializes to its default setting upon power-up, and therefore
use of this interface is optional. Clock device register changes
are normally made upon system initialization, if any are
required. The interface can also be used during system
operation for power management functions.
Data Protocol
The clock driver serial protocol accepts byte write, byte read,
block write and block read operation from the controller. For
block write/read operation, the bytes must be accessed in
sequential order from lowest to highest byte (most significant
bit first) with the ability to stop after any complete byte has
been transferred. For byte write and byte read operations, the
system controller can access individual indexed bytes. The
offset of the indexed byte is encoded in the command code,
as described in Table 1.
The block write and block read protocol is outlined in Table 2
while Table 3 outlines the corresponding byte write and byte
read protocol.
The slave receiver address is 11010010 (D2h).
Table 1. Command Code Definition
Bit
Descriptions
7
0 = Block read or block write operation
1 = Byte read or byte write operation
6:0
Byte offset for byte read or byte write operation. For block read or block write operations, these
bits should be ‘0000000’.
Table 2. Block Read and Block Write Protocol
Block Write Protocol
Block Read Protocol
Bit
Description
Bit
Description
1Start
2:8
Slave address – 7 bits
2:8
Slave address – 7 bits
9Write
10
Acknowledge from slave
10
Acknowledge from slave
11:18
Command Code – 8 bits
‘00000000’ stands for block operation
11:18
Command Code – 8 bits
‘00000000’ stands for block operation
19
Acknowledge from slave
19
Acknowledge from slave
20:27
Byte Count – 8 bits
20
Repeat start
28
Acknowledge from slave
21:27
Slave address – 7 bits
29:36
Data byte 0 – 8 bits
28
Read
37
Acknowledge from slave
29
Acknowledge from slave
38:45
Data byte 1 – 8 bits
30:37
Byte count from slave – 8 bits
46
Acknowledge from slave
38
Acknowledge
...
Data Byte N/Slave Acknowledge...
39:46
Data byte from slave – 8 bits
...
Data Byte N – 8 bits
47
Acknowledge
...
Acknowledge from slave
48:55
Data byte from slave – 8 bits
...
Stop
56
Acknowledge
...
Data bytes from slave/Acknowledge
...
Data byte N from slave – 8 bits
...
Not Acknowledge
...
Stop
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
CY28354OXC-400 IC BUFF 273MHZ 4DDR DIMM 48SSOP
CY28378OXC IC CLOCK CK408/TITAN 845 48SSOP
CY284108ZXC IC CLOCK SERV CK410B 56TSSOP
CY28410OXC-2 IC CLOCK CK410 GRANTSDALE 56SSOP
CY28410OXC IC CLOCK CK410 GRANTSDALE 56SSOP
CY28411ZXC IC CLOCK CK410M ALVISO 56TSSOP
CY28442ZXC-2 IC CLOCK ALVISO PENTM 56TSSOP
CY28445LFXC-5 IC CLOCK CALISTOGA CK410M 68QFN
相关代理商/技术参数
CY28323OXCT 功能描述:时钟发生器及支持产品 Brookdale RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CY28323PVC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY28324 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:FTG for Intel Pentium 4 CPU and Chipsets
CY28324_02 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:FTG for Intel㈢ Pentium㈢ 4 CPU and Chipsets
CY28324PVC 制造商:Cypress Semiconductor 功能描述:PLL Frequency Generator Dual 48-Pin SSOP 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY28324PVCT 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
CY28325-2 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:FTG for VIA Pentium 4 Chipsets
CY28325-3 制造商:SPECTRALINEAR 制造商全称:SPECTRALINEAR 功能描述:FTG for VIA⑩ Pentium 4⑩ Chipsets